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SUMMARY
This thesis describes work undertaken in the Electrical 
and Electronic Engineering Department at the University of 
Surrey in conjunction with the Royal Greenwich Observatory 
and GEC Hirst Research Centre on the noise performance of 
charge-coupled devices when used for astronomical imaging. 
Three noise reduction methods, including a novel read-out 
method not previously utilised, have been investigated 
using an astronomical imaging system designed and built at 
the University of Surrey. The CCD chosen as the detector 
was a GEC P8600, which is commonly used by astronomers and 
has the lowest noise level of available CCD's,
The most important considerations affecting the noise 
performance of a CCD astronomical imaging system are the 
output MOSFET charge amplifier, which converts the CCD 
signal charge (carried as electrons) to an output voltage 
and the signal processing method utilised.
Firstly, the noise and node capacitance of the output 
MOSFET charge amplifier were investigated and found to 
vary significantly with operating point. The correlated 
double sampling signal processing methods employed with 
CCDs were also investigated and their limitations 
overcome. Finally, a novel 'off-chip' charge detection 
amplifier was investigated, producing promising results.
It has been concluded that the signal processing methods 
used are close to optimum and significant reductions in 
noise can be achieved by optimum biasing of the output 
MOSFET. However, devices with significantly lower 1/f 
noise must be fabricated to achieve the ultimate aim of 
less than a 3 electron noise level. Using the 'off-chip' 
charge amplifier noise levels around 25 electrons have 
been achieved, being lower than a number of other CCD 
devices. Employing this method with other devices would 
then significantly reduce their noise levels.
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1.0 INTRODUCTION
1.1 INTRODUCTION TO ASTRONOMICAL IMAGING
Since man has looked up to the stars he has
continually been looking for more efficient and
accurate ways of measuring the meagre light obtained 
from them. Until the 17th century astronomy was
done exclusively with the unaided eye. Although the eye 
is a good light detector, with an efficiency as high as a 
few per cent, it has its limitations for astronomy. It 
cannot detect radiation in the ultra-violet and infra-red 
regions, is a poor judge of absolute brightness and
cannot store light for more than a few tenths of a second.
The invention of the telescope in the early 1600's 
enabled much fainter objects to be seen. By focusing 
light the telescope effectively increases the eyes 
sensitivity. In order to observe fainter and fainter 
objects astronomers have continued to build larger and 
more ingeniously designed telescopes.
Until the late 19th century the eye was still the detector 
at the focus of the telescope. Photography was then 
invented which quickly become the chief detection 
method for astronomy. Although a photographic emulsion 
is not much more sensitive than the eye it has the 
advantage that a faint object can build up a picture by 
accumulating light over a period of time. A permanent 
record is also kept. Modern photographic emulsions are 
sensitive to light from ultra-violet to infra-red 
wavelengths and can measure absolute brightness to an 
accuracy of better than ten percent.
After World War II photomultiplier tubes became available. 
This type of device utilises a photoelectric material and 
is used in TV camera tubes. A photon, or quantum of 
radiation, strikes the surface of the photoelectric 
material, which then emits an electron. This
electron is accelerated by an electric field, to a high
energy, thereby constituting a small electric current, 
which is amplified within the tube to produce a
measurable electrical signal at the output.
Photoelectric surfaces have efficiencies as high as 20 per 
cent and can be made sensitive from ultra-violet to
infra-red. The response of this type of device is
linear, and light can be integrated over long periods of 
time, enabling extremely faint objects to be detected.
Various types of photomultipliers and image
intensifiers have been used for astronomy. The first 
device used was the intensified Orthicon (1.1), which 
consisted of two cascaded image intensifier stages 
connected to a photomultiplier tube. The light is
amplified by the image intensifiers before being detected
by the photomultiplier, increasing the devices' 
sensitivity. Images from photomultipliers are normally 
digitised for storage on a computer and may be image 
processed before being displayed on a monitor.
Development of solid state image sensors began around 
1966 (1.2) with the early devices using an array of x-y 
addressed diodes to form the picture elements. Charge 
coupled devices (CCD's) use rather a different approach 
to this and a full description of CCD operation is given 
in chapter 2. CCD's were invented and first investigated 
in 1970 (1.3), (1.4). The first device was used as a
simple line imager as well as an analogue delay line 
(1.3). They can be used for signal processing (as delay 
lines or filters) and memories as well as for imaging.
Since their invention CCD's have been made by a 
number of manufacturers, with slight design variations 
between them. They are now quite common in astronomy 
and have been used for a number of astronomical 
observations. A CCD detector was the first to find 
Hailey's comet (on its recent approach) and one is also 
to be included in the space telescope (originally to be 
launched by the Space Shuttle in 1985).
1,2 COMPARISON OF OPTICAL IMAGE DETECTORS
Now that the various types of detectors available to 
astronomers have been described a comparison will be made 
between them to see which is the most suitable for 
astronomy. There are five major criteria for making a 
comparison :-
(i) quantum efficiency
(ii) noise level
(iii) dynamic range
(ivj photometric accuracy 
(v) geometric stability
The ideal detector would have a quantum efficiency of 
1 0 0  per cent, ie. it would produce a measurable response 
for every photon that struck it, would not introduce noise 
or spurious signals and be sensitive to light of all 
wavelengths, giving an accurate value for the brightness 
of the light at every point in the picture. It would 
be capable of indefinitely long exposures to allow 
extremely faint objects to be detected and would be 
able to accurately measure both faint and bright 
objects in the same picture. Finally, it would be able 
to record the exact positions of the incoming photons so 
that the position of a star would be accurately known.
Quantum Efficiency
This is a measure of the sensitivity of a detector. 
Typical quantum efficiencies for various detectors are 
shown in Fig 1.1. The CCD has an efficiency as high as 
70 per cent compared with about 20 per cent for 
photomultipliers and only one per cent for photographs 
and the eye. This high quantum efficiency means that a 
particular observation can be made in less time or with a 
smaller telescope using CCD's.
Noise
The noise level of CCD's is very low, typically 10 to 
70 electrons, depending on the particular device and 
signal processing method used.
Dynamic Range
The dynamic range is the ratio of the maximum intensity 
before saturation to the minimum detectable light 
intensity, the minimum intensity being set by the noise. 
A large dynamic range is required for measuring very 
faint objects near very bright ones, which is a common 
occurrence in astronomy. By increasing the dynamic 
range more photons can be collected before saturation 
('blooming') occurs. This means that image times can be 
longer, enabling very faint objects to be detected among 
very bright ones. CCD's have a typical dynamic range of 
90dB compared to less than 40dB for other types of 
detectors.
Photometric Accuracy
Photometric accuracy refers to the ability of a 
detector to measure the exact brightness of an object.
This requires that the detector response is known and 
reproducible. In practice it is also desirable if the 
detector is linear, which CCD'S and photomultipliers
are. Photographs on the other hand are inherently
non-linear, can only be used once and their 
characteristics are not reproducible for astronomical 
applications. Each plate has to undergo a laborious
calibration process, which itself is not very accurate.
Geometric Stability
Geometric stability refers to the ability of the 
detector to record exactly where an object is in the sky. 
Objects such as pulsars are often discovered by radio 
telescopes, which can position the star to within a 
fraction of a second of arc. To identify such a radio 
source with a visible object in a crowded field of stars 
requires that the light detector has a geometric accuracy 
at least as good as the radio telescope. Photographic 
plates are generally quite good whereas some 
photomultiplier tube are not. CCD's have exceptionally 
good geometric properties, since the individual 
picture elements (pixels) are defined by the physical 
structure of the chip.
Summary
Of the five criteria used for comparison the CCD is 
significantly superior, except for photometric 
accuracy, where it is about equivalent to a 
photomultiplier tube. The only disadvantage is that the 
image area is quite small, Icm?, compared to 6 cm? for a 
photomultiplier tube and up to 3. 6 m^ for a photographic 
plate. For the majority of applications the CCD is 
more effective and may eventually replace all other 
image devices for astronomy.
1.3 NOISE EFFECTS JH CCD's
A review of previous work on CCD noise is given here, with 
a up to-date review in appendix 2 .
CCD's have a number of noise sources, which were first 
identified by Thornber in 1973 (1.5) and have been
investigated by a number of workers since, 
(1.6),(1.7),(1.8). These sources are:-
Shot Noise - Due to the fluctuation in arriving signal 
photons. Equal to the square root of the mean signal
level.
Dark Current Noise - This is the shot noise due to the 
thermal generation of electrons, the latter being the dark 
current.
Trapping Noise - In a surface channel device this is 
due to surface-state traps and in a buried channel
device due to bulk traps.
Reset Noise - Due to charging the output node capacitor, 
onto which the CCD charge is dumped.
Output Noise - Thermal and '1/f noise of the MOSFET 
output amplifier.
At very low signal levels (ie. <100 electrons) it has been 
shown that the dominant noise sources are dark current,
reset noise and output MOSFET noise (1.6),(1.7),(1.8).
Dark current noise can be reduced to negligible levels 
by cooling, as it is strongly temperature dependent
(1.9),(1.10),(1.11). Reset noise can also be reduced to 
negligible levels by using correlated double sampling 
(CDS) as shown by White et al (1.6).
The limiting noise sources are then the '1/f' and 
thermal noise of the MOSFET output amplifier
(1.12),(1.14). This noise is attenuated by the CDS 
technique due to the zero at the origin in the gain 
transfer function, (1.6),(1.12),(1.13),(1.14}, (ie. the 
gain being zero at DC). Typical noise levels vary
between 1 0 - 1 0 0  electrons, depending upon the 
characteristics of the particular CCD
(1.9) ,(1.10),(1.12),(1.14) .
Sampling Schemes
Past work on the noise performance of CCD's has 
concentrated on techniques for reducing the noise level 
at the output (e.g. CDS) rather than a reduction in the 
level of the noise at source, ie. the output MOSFET. 
Kansey (1.13) and Heygi & Burrows (1.14), have presented 
a theoretical treatment of CDS where the latter has 
used a matched filter analysis and concluded that 
the CDS technique is optimum for sampling a CCD signal in 
the presence of white noise and within 36% for 1/f noise. 
(l/f2 noise was not dealt with). Hopkinson and Lumb
(1 .1 2 ) have provided a more extensive theoretical 
treatment of various CDS schemes, including some 
practical results. They have shown that there is a 
significant difference in the optimum scheme for 1 /f 
and l/f2  noise, indicating that the noise spectrum of 
the CCD must be known for optimum noise reduction.
MOSFET Noise Theorv
To date no research has been carried out on optimising the 
MOSFET output stage, except to suggest that it should be 
operated in the buried-channel mode (1.7),(1.12).
A lot of work has been carried out on surface-channel 
MOSFETs, there being two main theories proposed for 1/f 
noise generation. These are the mobility fluctuation 
theory as proposed by Hoodge (1.15) and a carrier 
fluctuation theory as proposed by McWhorter (1.16). Both 
of these theories have been further investigated 
(1.17),(1.18),(1.19),(1.20),(1.21) but neither has been 
generally accepted.
Less work has been carried out on buried-channel devices 
(as used in most CCD's) and again more than one theory 
has been proposed. Amberiadis and Van der Ziel (1.22) 
have suggested three sources of 1 /f noise for diffused 
and ion-implanted devices :-
(i) Number Fluctuation (density)
(ii) Bulk mobility fluctuation
(iii) Modulation 1/f noise
Park and Van der Ziel (1.23) suggest number 
fluctuation and mobility fluctuation models to explain 
the phenomenon. Park, van der Ziel, Zijlstra and Liu
(1.24) propose an alternate explanation based on the 
number fluctuation model, governed by a transition 
between surface-channel flow and buried-channel flow near 
the drain, as the drain bias increases. Carrigan et al
(1.25) have shown that the 1/f noise characteristics are 
strongly dependent upon the implant parameters, the 
deeper the implant the steeper the slope of the 1 /f 
region.
Although some work has been carried out on a number of 
ion-implanted, buried-channel MOSFETS, with varying 
results, no experiments have been performed 
specifically on CCD output MOSFETS, which have a
smaller area than discrete MOSFETS and will thus exhibit 
different noise behaviour (1.25),(1.26). A small area
device is used to reduce the input capacitance.
Alternative Read-Out Methods
No work has so far been done on looking at alternative 
methods of extracting charge from the CCD, e.g. using 
an external charge-detection amplifier employing low- 
noise FETS.
1.4 AIMS OF PROJECT
The aim of the work described in this thesis was to 
investigate the major noise sources of a CCD with regard 
to low light level imaging applications in astronomy 
and investigate methods (involving signal processing 
and different modes of operation of the CCD) to reduce the 
noise level to its lowest practical value. For 
astronomical imaging this has been suggested to be 
3 electrons (1.27).
If this level was not achievable suggestions should be 
made as to why it is not so with present CCD technology 
and suggestions for improvements should be forwarded so 
that lower levels could be achieved.
The CCD used for this work was the GEC P8600 
(previously the MA3 57) as this device is commonly used by 
astronomers and has the lowest noise level of CCD's used 
for astronomy.
1.5 REVIEW OF THESIS CONTENTS
This thesis reviews two currently used methods of 
noise reduction in CCD's and investigates a novel method 
not previously utilised.
The operation of CCD's, their application to astronomical 
imaging and a review of their dominant noise sources are 
described in chapter 2. The P8600 CCD Imaging Array 
and Surrey University Imaging System are described 
in chapter 3, together with the experimental methods 
used to obtain the results described in this thesis.
Chapters 4,5 & 6  describe and present results on the
three methods of noise reduction, ie:-
(1) Optimisation of the CCD output stage.
(2) Using a negative capacitance amplifier for an
external charge detection amplifier.
(3) Sampling techniques.
This is followed by a discussion of the results.
Conclusions and suggestions for further improvements and
work are given in chapter 7.
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2.0 CCD OPERATION AND NOISE
2.1 OPERATION OF A CHARGE COUPIiED DEVICE fCCDl
A Charge Coupled Device (CCD) is essentially a silicon 
integrated circuit of the MOS type. The basic structure 
is shown in Fig 2.1. It comprises an oxide covered 
silicon substrate upon which is formed an array of closely 
spaced electrodes. Each electrode is equivalent to 
the gate of a MOS transistor. Signal information 
is carried in the form of electrons. This charge is 
localised beneath the electrodes with the highest 
applied potentials, as this positive potential causes the 
silicon under the electrode to be in depletion, creating a 
potential well which attracts electrons.
The active part of the device in which the charge is 
located is called the 'channel' and one channel 
(column) is isolated from another by an electrically 
inactive p-type 'channel stop' region. The charge is 
transferred from under one electrode to the next by taking 
the voltage on the second electrode to a high level whilst 
reducing the voltage on the first electrode, as shown in 
Fig 2.2. Thus by sequentially pulsing the electrodes 
with high and low voltages the underlying charge signals 
can be made to pass along an array of very many 
electrodes with very little loss of signal and very 
little noise. To achieve this the electrodes are 
connected in sequence to a set of three phase drive 
pulses 0 -j^,0 2 f0 3  as shown.
There are basically two types of CCD, Surface Channel and 
Buried Channel, as shown in Fig 2.3. The input diode (Id) 
and input gate (Ig) are not used for imaging but are used 
for injecting charge into the CCD electrically and are 
similar to the output gate (Og) and output diode (Od) , 
as described in section 2.2. The only difference
between the two devices is that the buried channel CCD 
(BCCD) has a shallow n-type layer directly underneath 
the. gate oxide layer. This n-type layer is operated in
15
depletion, forming a potential maximum away from the oxide 
interface. Thus when electrons are injected into the 
device by some means they are stored at the potential 
maximum, away from the interface and are transferred as 
described earlier.
This has the advantage that the electrons do not 
interact with the surface states. The surface states 
are energy levels within the band gap, caused by
impurities, which can trap and emit electrons (2 .1 ). 
As the charge in a surface channel device is stored at 
the interface under an electrode some of the electrons 
will make the transition from the conduction band to the 
surface states, which are at a lower energy level and 
will be trapped there. When the remainder of the 
electrons in the conduction band are transferred to 
the next electrode the surface states start to emit 
electrons to the conduction band. Electrons are thus 
lost from the charge packet, leading to transfer 
inef f iciency.
In a buried channel device bulk states and not surface 
states cause transfer inefficiency. The bulk state 
density is significantly lower than the surface state 
density so that the transfer efficiency is much higher 
in BCCD's, typically 99.995% per transfer. Surface 
channel CCD'S are thus no longer used.
CCD IMAGERS
The previous discussion is relevant to CCD's used as delay 
lines, memories, signal processors etc. as well as for 
imagers. Imaging CCD's only will now be dealt with.
16
Linear Imagers
The first type of CCD to be constructed was as a linear 
image sensor (2.2) A simple device is shown in Fig 2.4. 
The photosites form a single line with the charge 
being transferred from all the photosites to the 
read-out section simultaneously. The line is then 
read out of the CCD whilst light is still falling on 
the device. Smearing is prevented by using a light
shield over the read-out section. To construct an image 
the CCD must be scanned across the object of interest to 
build up a picture.
Area Imagers
Area imaging arrays can be arranged in a number of 
different formats. The most popular formats are shown in 
Fig 2.5.
A charge injection device (CID) is shown in Fig 2.5a 
and is somewhat different to the other types. Here the 
imaging sites are addressed in an x-y manner, such
that the charge may be 'sloshed' to and fro within an
imaging cell and sensed by the displacement in an
overlaying electrode. The main disadvantage of the CID 
is that the output node capacitance is very large, being 
a whole line long. This reduces the output sensitivity 
(see section 2 .2 ) so that the output stage noise becomes 
a very significant problem. Noise levels are around 
1 0 0 0  electrons, compared to less than 1 0 0  electrons for 
other devices. The main advantage is no transfer
inefficiency as the charge is not actually transferred.
The second format. Fig 2.5b, is the line transfer CCD. 
Separate photosites transfer charge into the 'vertical' 
columns which then transfer the column into a horizontal 
read-out register, where it is moved to the output
stage. The registers are blanked out to prevent
smearing. The main disadvantage of this device is that
17
it requires separate photosites and registers and 
so a complicated clocking scheme is required.
The last format, Fig 2.5c, is the frame transfer CCD, A 
blanked out storage area equal in area to the image 
area itself is required. After a suitable
integration period (say 25ms) the image is clocked 
rapidly (l.OMHz) from the image section to the storage 
section, usually during the field blanking period. It is 
then read out line by line from the storage section 
whilst the next frame is being integrated on the image 
section. As the time taken to transfer the image from 
the image to store section is significantly shorter than
the image time no smearing occurs. Using a three phase
structure as shown in Fig 2.3 interlacing can be achieved 
by imaging under for one frame and Og for the next
frame. A frame transfer array can also readily be used 
with back illumination as well as front illumination. 
The clocking scheme is much simpler than for the line 
transfer array and separate photosites are not required.
Both the line and frame transfer arrays exhibit much lower 
noise than the CID as all the charge is directed through 
one output node, which can have a much lower 
capacitance (<0.5pF) thus increasing the output stage 
sensitivity.
For astronomical applications the frame transfer 
device is preferred because the 'full frame mode' of 
operation can be used, where both the image and store
sections are illuminated, increasing the image area,
CCD'S are not generally made for astronomy so an 
equivalent line transfer device would have half the 
number of pixels in the 'vertical' direction. The two 
devices used mainly for astronomy, the GEC P8600 and the 
RCA SID53601 (512x320) are both frame transfer devices.
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A frame transfer CCD operated in the full frame mode is 
shown in detail in Fig 2.6. The device comprises an 
array of horizontal electrodes above a number of vertical 
charge transfer channels (or columns) which form the 
image section. Note that the image and store section 
clock lines (lO^^, IO 2  # IO 3  , SO^ / SO 2  , SO 3  ) are connected 
together to make them into one array. A further line 
read-out section below the store section is used to 
transfer the charge signals from each line to the on- 
chip charge detection amplifier, which then provides the 
output of the CCD. The amplifier is electrically
shielded from the line read-out section by an output 
gate, which is an additional gate held at a fixed DC 
potential (V^g).
An image is produced as follows, see Fig 2.7. Since the 
electrodes are fabricated from a semi-transparent 
material (polysilicon), light (photons) falling on the 
array will penetrate the electrode structure and 
generate electron-hole pairs in the underlying silicon 
substrate. These electrons will be attracted to the 
nearest biased electrode (Og in this case) whilst the 
holes diffuse down into the substrate, where they 
recombine. At the end of the charge collection period the 
array must be shielded from the incident light by a 
shutter to prevent smearing whilst the image is read-out. 
The overlapping electrode structure and buried channel 
mode of charge storage can also be seen in Fig 2.7.
The image is read out by applying the appropriate pulses 
to the image and store sections to move a complete line 
into the read-out register, as shown in Fig 2.8. All other 
lines are simultaneously moved done one line. The read­
out register is then clocked, which moves each pixel of 
the line into the output stage, where the electron 
charge is detected and converted to an output voltage. 
This is continued until the whole image is read out. At 
typical read-out speeds of between 10-50kHz (100-20us per 
pixel) an entire image is read out in between 2 1  to 4  
seconds.
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2,2 OPERATION OF OUTPUT CIRCUITRY
Fig 2.9 shows the output circuit in the conditions of 
charge output and reset. The output circuit is connected 
to one end of the read-out register and consists of an 
output gate (OG), output diode, reset MOSFET (Tl) and 
output MOSFET (T2). The node capacitance Cq consists of 
stray capacitances (see chapter 3).
Prior to charge output from the read-out register a reset 
pulse Oj, is applied to the reset gate of Tl. (The bias 
gate, BG, is permanently held at a high potential). This 
turns Tl on, charging Cq to the drain potential,
As the pulse goes low Tl turns off leaving Cq charged 
(reset) to Then as Rq 3  goes low charge is
transferred into the output node. This charge partially 
discharges Cq causing the potential on it to drop. 
This change in potential Eq is proportional to the 
charge Q transferred out from the CCD and is given by:-
Eq = Q X q/CQ volts........................... (2.1)
where Q is in electrons
q is the electron charge (1,6 x 10“^^ C)
It can be easily seen that Cq must be very small for 
maximum charge-to-voltage conversion. T 2 , normally
configured as a source follower, buffers this signal, 
providing a low impedance drive for subsequent stages. 
On the next 0^ . reset pulse the output node is again 
reset to with the previous charge signal being
drained off via Tl to RD. The read-out and detection 
process continues through successive charge signals in 
the read-out register.
The output gate (OG) is held at a fixed DC bias (VQg) 
and serves to prevent pick-up of Rq 3  pulses by the output 
diode. It also prevents the signal charge in the output
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diode from flowing back into the read-out register. The 
bias gate (BG) on Tl acts to reduce feedthrough of the 
reset pulse by partially screening the output diode from 
0,'r '
There are in fact normally two outputs from the CCD, as 
shown in the P8600 schematic (Fig 3.2). The second output 
is a 'dummy output' and is identical to the 'real output' 
except that it is not connected to the read-out register. 
Thus the 'dummy output' only contains reset pulse 
breakthrough. In TV cameras the 'real' and 'dummy' 
outputs are amplified differentially, reducing reset 
breakthrough. In astronomical applications, where the 
CCD can be read-out much slower, the reset breakthrough 
can be eliminated by more effective means, such as 
correlated-double sampling (see chapter 6 ). Using the
dummy output also increases the noise by 2 °*^, which is 
undesirable for astronomical imaging.
2.3 NOISE SOURCES IN CCD'S
A CCD is inherently a low noise device as the signal 
charge, in the form of minority carriers (electrons) is 
isolated inside the semiconductor during the storage and 
transfer processes. However, there are a number of noise 
sources ;-
Dark current noise is due to the thermal (random) 
production of electron-hole pairs and is strongly 
temperature dependent. Each pixel of the CCD will have a 
slightly different generation rate, thus producing a 
'fixed pattern noise'. Certain pixels may have very high 
generation rates, producing 'dark-current spikes' which 
may saturate the device.
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Shot noise is associated with the production of 
electrons from the incident photons (or other form of 
signal input) and is described by the Poisson 
probability distribution (2,1). In this distribution the 
variance of the electron charge packet is equal to the 
mean:-
dn^ = n ..............     (2 .2 )
where dn == noise of charge packet
n = average number of electrons generated
The shot noise is thus equal to the square-root of the 
mean signal level and consequently reduces rapidly with 
small signals. It is also independent of frequency, ie. it 
is white noise. The dark current noise also follows this 
law.
Trapping noise is caused by transferring electrons from 
one element to the next. As charge is being 
transferred some electrons are trapped in an element 
and emitted some time latter, causing 'transfer 
inefficiency' (2.3). These processes are random and 
produce noise. Bulk trapping noise (occurring in buried 
channel CCD's) is strongly signal dependent being 
approximately 30 electrons at a 20,000 electron signal 
level and dropping off very rapidly below this (2.4).
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Reset (ETC) noise is produced as the CCD output node is 
reset. As the output node capacitance is charged (to reset 
it) the voltage across it will contain a noise component 
due to the noise voltage of the series charging resistor 
(in this case the reset FET) . This noise causes a change 
in the reset level between pixels, as shown in Fig 2.10. 
This noise level can then be described by;- (2.5)
= KT/C      (2.3)
or
dn = (KTC)^*^/q electrons.................. (2.4)
where K = Boltzman's Constant (1.38 x lo”^^)
T = Temperature (K)
q = electronic charge (1,6 x lO^^^C)
C = node capacitance
For a typical node capacitance (Cq ) of 0.15pF, at a 
temperature of 173 K (-100C) , the reset noise is 118 
electrons.
Output MOSFET noise is essentially '1/f' noise which 
reduces to white noise at a few MHz. A typical spectrum 
(for a P8600 device) is shown in Fig 2.11 (2.6), from
which can be obtained:-
White Noise En^ = 20nV/Hz^*^.................. (2.5)
1/f' Noise Enf = (Fq/F)°*^ uV/Hz°'^..........(2.6)
where Fq = 500
F = spot frequency
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The contribution that the output MOSFET noise makes to the 
system noise will depend upon the sampling system 
employed, but will typically be between 10-30 electrons, 
using a CDS, (see chapter 6).
Device defects produced during device fabrication (due to 
the presence of impurities) will degrade the image quality 
and may render the device un-usable. The most common are 
dark current spikes, producing very bright spots in the 
image. These are caused by pixels with a very high dark 
current generation rate. Dark spots may also appear Where 
the charge generation rate is very low. Certain areas may 
also not transfer charge.
Dominant Noise Source
Assuming that there are no significant device defects 
this will depend mainly upon the application. The
noise will also depend upon the signal level, due to 
shot noise, but near the noise floor this will not 
dominate, as the shot noise is proportional to the 
square-root of the signal.
For TV applications the device is not cooled and must be 
read-out at normal TV rates (50Hz). Reset noise is 
attenuated by using the 'dummy' and 'real' outputs to feed 
a differential amplifier. The dark current fixed
pattern noise will then dominate as the typical
generation rate at room temperature is 10^ 
electrons/element/sec (2.7), producing a background charge 
of about 1000 electrons at normal TV scan rates.
In astronomical systems the device can be easily cooled 
using liquid nitrogen to reduce the dark current to an 
insignificant level. At a temperature of 150 K the dark 
current will typically be 1 electron/pixel/hour (2.7). 
Reset noise can also be reduced to an insignificant 
level using correlated double sampling techniques
(chapter 6) . The dominant noise source is then the
output MOSFET.
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2.4 CONCLUSIONS
Provided the CCD is cooled to reduce dark current shot 
noise and reset noise is eliminated by using correlated 
double sampling, the output MOSFET '1/f' noise is the 
dominant noise source. A scientific grade CCD (ie. one 
with only a few or no defects) , must also be used to 
obtain a good image quality.
25 1I
2.5 REFERENCES
2.1 "Charge Coupled Devices and Systems", M.J.Howes, 
D.V.Morgan, (editors), John Wiley & Sons, 1978.
2.2 "Charge-Coupled Semiconductor Devices", W.S.Boyle, 
G.E.Smith, Bell System Technical Journal Briefs, pp.587- 
593. April 1970.
2.3 "Charge Coupled Devices and their Applications", 
J.D.Beynon, D.R.Lamb, (editors), McGraw Hill, 1980.
2.4 "Noise in Buried-Channel Charge-Coupled Devices", 
R.W.Broderson, S.P.Emmons, IEEE Journal of Solid-State 
Circuits, Vol. SC-11, No.l, pp.147-155, Feb. 1976.
2.5 "Characterisation of Surface-Channel CCD Images at 
Low-Light Levels", M.H.White et al, IEEE Journal of 
Solid-State Circuits, Vol. SC-9, No.l, pp.1-13. Feb. 1974.
2.6 GEC P8600 Technical Note No. 3, Issue 1, June 1982,
2.7 GEC P8600 Technical Note No. 6, Issue 1, Sept. 1982.
26
Qv_j
O
OJ
Z3c_
COwcoro
CQ
rNen
e n
>o
>CD eu eu
en
-f-
CD
<U~oo
eu
LU OJ
eu oTj If:'x J3O  3 euc Q.C  o  
ra  ^  00 euC
27
F}g2-2 Charge Transfer
OV
o
•fV
o
OV
Q OVo
o  o  C3>
OV
Q
+vo Wo OVo
\^ 7-nr-/-k 1/7 7 7 7 -7 1 rr7T77V\ (77VT771
OV
Q
OV
o
+Vo OVQ
1/7777772 V7777777\ V7irr/7TÀ V/7/J/A
<S) cS> (S)
Drive
Puises
0, ©2 03
o 0 Q
H
VTTTA 77771 P7T771 T TTT a V7777, i77/7j 177772 F7T72 T7777 K7T"77
0 0 0
;
Transfer
28
Fiq2-3 Surface and Buried Channel CCD's
Surface Channel
Aluminium 
SiOo
p-fype silicon
Buried Channel
? ?2?3 °g Aluminium
implanted n-layer
p- type  silicon
29
3CL
ZDOQ
c_oj|enfUe
c_fDeuc
Q
LJ
*Ueu
Q.GCO
a C#iHI
I-7»
; t */v
V f.V* c•. o
' wOJ•'•OO
.• Z3• O « •: ; 1: : 4. ; tu• •. OJ'"CH '* * T
'. r ‘<■ ^  *0il** * u .
\:x.1
</)(U
U)IooJCQ l
c_eu
V4— euenc fOrotî= Ol
30
Fier 2:5 CCD Imager Formats
Horz. Scan Gcn
crowU1
(a) CID
. . //' /. . 
• \
. ''Y Y''
• t
) . v’
. _ ’ (
'<■
. *• '. %
; 7- — 'X. y /: V ' f
c -v.cr. •■••■Y- 1.7'• st-/.: V--
b) Line Transfer
% ? . ■:Xr.
(c) Frame Transfer
''v-'yTT
31
Fig 2-6 Frame Transfer Array
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3.0 EXPERIMENTAI. METHODS
This chapter describes the CCD imaging system, operation 
of the GEC P8600 CCD and the experimental methods used 
to obtain the results given in subsequent chapters.
3.1 THE CCD IMAGING SYSTEM
To enable the necessary measurements to be carried out a 
complete CCD imaging system was designed and built. A 
block diagram is shown in Fig 3.1. It can easily be 
split up into two sections, analogue and digital.
Analogue
The cryostat houses the CCD and pre-amp (26dB gain, 
InV/Hz®"^ noise level) and enables the CCD to be 
cooled using liquid nitrogen. The CCD is mounted on a 
copper heat conductor plate in a vacuum chamber at one 
end whilst liquid nitrogen is contained in the other end 
to cool the CCD by conduction. A shutter is mounted on 
the front of the cryostat.
A temperature controller is used to control the CCD 
temperature by means of a heating element and 
thermocouple (mounted on the copper heat conductor 
plate) connected in a feedback loop. Temperatures 
between approximately -180C and +100C can be maintained 
to within 1C.
The external amplifier has a variable voltage gain between 
5-20 and a white-noise level of 5nV/Hz^’^. The sample and 
hold is a correlated double sampler (see chapter 6) and 
the ADC a Burr-Brown PCM75 (16 bits, 17uS conversion time, 
305uV LSB) . The clock drivers provide the necessary 
current drive for the capacitive loads of the CCD 
electrodes (>3000pF) and have adjustable rise and fall 
times and voltage levels.
38
Digital
The mini-computer provides the human interface and 
sends commands to the system control unit to perform 
the required functions. The mini-computer is a Comart 
CP200, running CP/M, having two floppy drives, a 18 Mbyte 
Winchester, VDU and dot-matrix printer. The graphics 
computer is a 'Grinnell' system, providing a 256 grey- 
level display or pseudo colour display. Commands and 
data for the Grinnell are received from the Comart 
via the system control unit. Programs written on the 
Comart are a combination of compiled Basic and Z80 
assembler.
The system control unit is at the centre of the system, 
receiving commands from the Comart and interpreting them 
to drive the CCD and Grinnell. It is an in-house 
design, with a Z80 CPU, 2K of EPROM program memory, IK of 
program RAM, a 524K frame-store and two 8 bit parallel 
ports. A waveform generator (configured as an EPROM 
sequencer) produces all the clocks to drive the CCD, 
sampler and ADC. This type of waveform generator enables 
various clocking schemes to be easily implemented. 
Communication with the Comart and Grinnell is via two 8 
bit parallel interfaces.
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3-2 THE GEC P8600 CCD CHIP
As previously stated all measurements were carried out on 
the GEC P8600 CCD. This device is of the frame transfer 
type ^ (3.1), primarily intended for 625-line TV
applications, although it can be operated in the full 
frame imaging mode (3.2). The latter mode is used for 
astronomical applications and has been used for all 
measurements here.
The basic design of the P8600 is shown in Fig 3.2 and 
the specification is as follows
P8600 Specification
Type
Clocks
Image Area
No. of pixels
Pixel size
Responsitivity
Quantum Eff.
Resolution
Dark Current
Peak Signal
Noise
Transfer Eff. 
Spectral Resp,
Buried Channel, Frame Transfer 
3 phase
1cm?, front face illuminated 
576V X  385H (full-frame imaging) 
22um X  22um
2.5mA/lumen (white light, 3000K) 
40% (550-800nm)
221p/mm (vertical & horz.)
3nA @ 25C 
300,000 electrons 
10 electrons 
99.995% per transfer 
400-1100nm
For full frame imaging the clocks of the image and store 
section are connected together, giving an image size of 
576 by 385 pixels. The line read-out section is actually 
400 elements long and as the extra columns do not have any 
signal charge transferred into them they provide a black 
reference level at the beginning and end of every line.
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The output storage is of the floating-diffusion type 
(3.3) with an output gate and output diode and a MOSFET 
charge detection amplifier. There is also a dummy 
amplifier that is fed the reset pulse only, so that reset 
pulse breakthrough can be reduced by differentially 
amplifying the real and dummy outputs. For astronomical 
imaging the dummy stage is not used as more effective 
means can be employed to reduce reset noise (3.4). The 
line read-out section also has an input diode and two 
input gates to enable charge to be injected into the 
device. An anti-blooming gate and drain are also 
provided.
The operation of the MOSFET output stage has
already been described in chapter 2, so only details 
pertinent to the signal-to-noise ratio will be mentioned 
here. The two parameters having the most significant
effect on the signal-to-noise ratio are the node 
capacitance and the output MOSFET noise.
The node capacitance is made up from various stray 
capacitances, as shown in Fig 3.3. These have the 
following typical values:-
= 0.012pF Cj3g = 0.024pF
Cog = O.OOepF Cg^ j = 0.014pF
Cg = 0.054pF Cgg = O.OSOpF
The total node-capacitance, in the standard source- 
follower mode is then (3.5):-
^o ^d ^og ^ Cg + Cj^ g + Cg^ + Cgg X (l“G)...... (3.1)
where G = source follower gain,
giving C_ = 0.15pF with G = 0.5.
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The noise is essentially 1/f at low frequencies, 
decreasing to a white noise floor at MHz frequencies, as 
described in chapter 2.
More information can be obtained by referring to the 
GEC's technical notes on the P8600.
3,3 EXPERIMENTAL METHODS
The experimental methods may be split up into a 
number of different areas;-
(a) noise
(b) node capacitance
(c) gain
(d) system calibration
NOISE MEASUREMENTS
Noise spectra were measured between IkHz and 50kHz, within 
a 300Hz bandwidth, using the experimental set-up shown in 
Fig 3.4. A high impedance probe was used to reduce loading 
effects. The graphs have been plotted with decibels as the 
amplitude (relative to OdBm - 0.775V) so that the plotter 
can fit the required range onto one graph. For the same
reason measurements were only performed up to 50kHz,
although the ' 1 / f  noise region extends above this 
frequency. The lowest frequency plotted is IkHz as the
spectrum analyser is not accurate below this.
The total equivalent input noise voltage was also 
measured using the set-up in Fig 3.4. A simple RC low-pass 
filter limits the bandwidth to approximately 500kHz as we 
are interested in the '1/f noise region only. A wide- 
bandwidth, high impedance, true rms RF millivolt meter was 
used to measure the output noise. The equivalent input 
noise is then calculated using equation 3.2 below, taking 
into account the shift in the low-pass filter cut-off
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frequency (f^) caused by the loading effect of the meter. 
Ef = Eg/(1.11 X g X fc°'5) nV/Hz°*^............. (3.2)
where g = gain
fg = corrected low-pass filter cut-off frequency 
Eq = output noise measured on meter.
1.11 = Bandwidth correction factor.
The gate current noise of the external charge amplifier 
was measured using the test set-ups shown in Figs 3.4 and 
3.5. The first (Fig 3.5) measures the DC gate current 
directly with a picoammeter in series with the gate. The 
gate current noise can then be then calculated (3.6) using 
the equation below:-
= 2 X q X Ig X dF Amps^/Hz.................. (3.3)
where Ij^  = gate current noise 
Ig = DC gate current 
q = 1.6 X 10“^° Coulombs
The second method (Fig 3.4) uses equation 3.4 below (see 
appendix 1 for derivation) to calculate the gate current 
noise. The open and short circuit output noise values are 
determined at a spot frequency using a wave analyser and 
the equivalent input noise voltages are then calculated by 
dividing by the gain.
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Eni^ = + (1^^ x Rg^) V^/Hz.................. (3.4)
where x Rg^ = Open circuit noise voltage
= Short circuit noise voltage 
= gate current noise voltage 
Rg = open circuit input impedance
The source impedance (Rg) when measuring the open circuit 
noise is a high quality (low leakage) mica capacitor 
ensuring that there is no noise contribution from Rg, as 
capacitors produce no thermal noise. This measurement was 
performed at IkHz because above this frequency the 
reduction in the impedance of the capacitor will reduce 
the gate current noise contribution (1^^ x Rg^) to below 
the short circuit noise and so will not be measurable. The 
short circuit noise is measured with the input simply 
shorted to ground.
Sampler Noise Measurements
To test the effectiveness of various samplers it is 
obviously necessary to measure the sampled noise. The most 
effective way of doing this is to read the sampled noise 
values into the system computer and calculate the mean and 
standard deviation. The mean signal gives any system DC 
offset and the standard deviation gives the rms noise 
level, assuming the noise to be Gaussian, which is a valid 
assumption (3.6).
The sampler under test was connected to the CCD as normal 
and the output MOSFET isolated from the read-out register 
by holding the reset pulse (O^J high, and holding all 
other CCD clock lines low. This biases the output MOSFET 
at the desired operating point and also prevents dark 
current generation, ensuring that only the output MOSFET 
noise is being measured.
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System Noise
The complete system noise, including sampler, ADC, output 
MOSFET, pre-amps and any clock breakthrough or other 
spurious noise pickup were measured by the following 
method. The CCD was continually read-out without any 
illumination and after a number of read-outs a steady 
state was reached where the output from a given column was 
constant, except for read-out noise and dark-current shot 
noise. When the device was cooled sufficiently (ie. below 
-100 C) then the dark-current shot noise became negligible 
(<1 electron) and so was ignored. The read-out noise was 
then calculated from the standard deviation of the stored 
signal values for any column and the mean of these values 
gave the system offset. Some care must be taken when 
selecting a column for noise calculations as there are 
frequently a number of cosmetic defects in the array, 
(normally dark-current spikes) which will affect the mean 
and standard deviation values.
NODE CAPACITANCE
Three methods were used for measuring node capacitance, 
depending whether the on-chip node capacitance or external 
charge amplifier capacitance were being measured.
The on-chip capacitance was calculated by measuring the 
reset drain current with the CCD under uniform 
illumination below saturation, since on reset the 
signal charge from each element flows in the reset drain 
supply and is thus a direct measure of the average 
signal current. The node capacitance can then be 
calculated as below;-
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i X T/v Farads.............................. (3.5)
where T = read-out clock period 
i = reset drain current 
V = signal voltage (referred to node)
This was implemented by taking measurements at ten 
different signal levels, reading them directly into the 
system computer and entering the reset drain current for 
each point. The read-out clock period was also 
entered and a graph of charge (i x T) against signal 
voltage (referred to the output node) was plotted. A 
program was then used to perform a straight-line-fit, the 
slope giving the node capacitance.
When measuring the node capacitance of the external 
charge detection amplifier the reset drain current 
is too small to be accurately measured, because of the 
higher capacitances involved (approx. 0.5 to 5pF), so 
the following two methods were used.
When not connected to the CCD a square-wave was applied 
to the input of the external charge detection amplifier 
via a 1 Mohm resistor and the rise-time of the square- 
wave at its output was measured. The rise-time is then 
given by;-
T = Cj^  ^X Rj^ j^  Secs.................................. (3.6)
Thus the node capacitance can be calculated. The 1 Mohm 
input resistor ensures that the rise-time is governed 
only by the input capacitance and not by the
square-wave rise time or amplifier bandwidth.
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When connected to the CCD the following comparison method 
was used. The CCD was uniformly illuminated and the node 
capacitance of the on-chip amplifier was calculated by 
measuring the reset drain current, as described above. 
The output signal levels of the on-chip and off-chip 
amplifiers were then measured. Taking into account any 
gain differences the two output signals can only be 
different due to different node capacitances. By 
comparing the two signal levels the node capacitance 
of the off-chip amplifier can be calculated;-
Coff = Cqj  ^X G/g Farads............    (3.7)
where C^^ = on-chip capacitance
G = gain of on-chip amplifier chain
g = gain of off-chip amplifier chain
GAIN MEASUREMENTS
The gain of the pre-amps and off-chip amplifier were 
measured using a signal generator, voltmeter and 
oscilloscope. The gain of the on-chip amplifier cannot be 
measured this way as there is no direct connection to the 
gate of the output MOSFET. The following two methods were 
then used.
The first method uses to vary the source voltage, Vg.
As the reset drain voltage sets the bias point of the 
output MOSFET, by setting the gate voltage, then any 
variation in will cause the source voltage Vg to vary, 
the amount depending upon the output MOSFET gain. Only 
small changes in can be made otherwise the
operating point will vary. This method is thus limited in 
its accuracy but is useful for a gain check when other 
methods are difficult to implement, e.g. when the CCD is 
in circuit.
47
The second method measures the actual signal gain. A 
square-wave signal of nominally IkHz is injected into the 
reset drain as shown in Fig 3.6, with the reset FET 
turned on. The signal at the output MOSFET gate will thus 
be the same as that injected into the reset drain. The 
gain can then be easily measured at different operating 
points (by varying and different frequencies. R2 is a
current limiter and R1 provides a high impedance load for 
the signal generator.
When varying the output MOSFET operating point must
not be taken higher than the sum of the reset MOSFET 
threshold and bias gate voltages, otherwise the reset 
MOSFET will turn off.
SYSTEM CALIBRATION
This is the method generally used by astronomers to 
calculate total system gain, in electrons/ADU and total 
system noise, in electrons. The node capacitance, 
linearity and dynamic range may also be calculated.
This method is called the 'Variance vs. Mean' method and 
basically involves taking a number of exposures at 
different light levels and plotting a graph of variance 
against mean, A typical graph is shown in Fig 3.7 and is 
defined by the equation (3.7):-
Variance = + g S ADU's ^ ................(3.8)
where G = system gain (electrons/volt)
N = system noise level (electrons) 
§ = mean input signal level
(see appendix 1 for derivation)
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This graph should be a straight line with a slope of 
G and intercept point of G^N^. The system gain (G) and 
noise (N) can then be easily calculated. The node 
capacitance may also be calculated if the system voltage 
gain is known ie, the gain from the on-chip MOSFET to 
the A-D converter, using the following equation:-
Cq = q X G/g Farads .............. (3.9)
where G = system gain (electrons/volt) 
g = analogue system gain 
q =1.6x10“^^ C
A number of different methods may be used to measure the 
variance and mean of the signal. Most of them are 
susceptible to pixel-to-pixel gain variations and shutter 
jitter, requiring various 'flat field' and 'dark current' 
exposures to eliminate these problems.
After a great deal of experimentation the following 
method was found to be the most suitable, as it is quick 
to perform, taking only a few minutes, produces a large 
number of measurement points in one read-out and 
automatically eliminates pixel-to-pixel gain variations 
and shutter jitter.
The CCD is cooled (to eliminate dark current effects) and 
illuminated with a wedge profile, ie. the light intensity 
increases linearly across the array from one side to the 
other. The CCD is then continuously read-out (as in the 
system noise measurement above) and a steady state is 
reached where each column will contain a mean signal level 
dependent upon its position in the wedge profile. The 
variance of each column will then be the sum of the 
variances of the signal shot noise and system noise.
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À graph of variance vs. mean (in ADU's) can then easily 
be plotted for a number of different columns. Equations 
3.8 and 3.9 above are then used to calculate the system 
gain, noise and node capacitance. The system noise may 
also be calculated by arranging the wedge profile so that 
a few columns have no illumination. The mean signal from 
these columns will give any system DC offset and the 
variance will give the variance of the system noise.
Although shutter jitter and pixel-to-pixel variations are 
eliminated by this method it is still possible to obtain 
incorrect readings due to 'cosmetic defects' within the 
CCD, e.g. dark current spikes, A test image is thus taken 
before the main measurement so that bad columns can be 
ignored.
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4.0 OPTIMISATION OF OUTPUT MOSFET OPERATION
The On-Chip Output MOSFET has been shown to be the 
dominant noise source in a CCD when used for astronomical 
imaging (see chapter 2) and consequently a reduction in 
the noise contribution of this device will improve the 
signal-to-noise ratio of the overall system. At the 
present time astromomers bias the output MOSFET in its 
buried-channel mode, ie. I^ = 1mA and V^g = 6V, producing 
a system noise level of around 10 electrons, depending 
upon the. particular device. Although this nominal bias 
point produces a low noise level, significant reductions 
may be possible by optimising the operating point with 
respect to both output MOSFET noise and node capacitance. 
A reduction in node capacitance will increase the signal 
voltage at the MOSFET input, for a given signal charge 
(see chapter 2) and so the signal-to-noise ratio will 
increase. The optimum bias points for lowest noise and 
capacitance may of course not be complementary so a 
compromise may be necessary.
4.1 OUTPUT MOSFET NOISE
As there is no generally accepted theory for 1/f noise in 
MOSFETs the ideal bias point for the output MOSFET (ie. 
lowest noise) cannot be calculated, so measurements 
were taken on three CCD output stages. The output 
characteristics of the three devices were measured 
before taking any noise measurements, so that each device 
can be referenced to the others. These are shown in Figs
4.1 — 4.6.
The noise spectra for devices 1 & 3 are shown in Figs 4.7 
and 4.8 respectively. These show that as the drain current 
and drain-source voltage are reduced the noise spectrum 
also reduces, although it can be seen that for device 1 
a point is reached where the noise spectrum begins to 
increase again. These results are in agreement with 
other workers but they do not show a change between 1/f 
and l/f2 as the buried-channel mode comes into effect.
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around I^=lmA, as seen by some (4.1),(4.2). However, this 
effect has not generally been seen before (4.3). Although 
this change in spectrum has not been noticed in these two 
devices there is an increased roll-off (particularly in 
device 1) above lOkHz.
The graphs of the total equivalent input noise voltage
vs. drain source voltage, with drain current as a
parameter, are plotted in Figs 4.9, 4.10 & 4.11. These
clearly show the change in noise level with bias point.
All three devices exhibit similar behaviour with a
reduction in drain current producing a reduction in 
noise, the effect being less dramatic in device 2. 
Device 2 also has a significantly higher noise level, 
around 2 to 3 times that of devices 1 & 3. These results
also show that the noise is lower when operating between 
the pinch off and saturated regions, ie. with drain 
source voltages between 2V and 5V.
Figs 4.12, 4.13 & 4.14 show the variation of equivalent
input noise with gate-source voltage, with drain-source 
voltage as a parameter. The variation with drain 
current, with drain-source voltage as a parameter is 
shown in Figs 4.15, 4.16 & 4.17.
4.2 OUTPUT NODE CAPACITANCE
The importance of the output node capacitance is shown in 
chapter 2, but to recap, the output signal voltage is 
given by:-
V = Qq/C^ volts........................   (4.1)
where Q is the signal charge
Cq is the output node capacitance 
q = 1.6.10"19c
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thus Cq must be small for maximum signal voltage,
As the dominant noise source has been established to 
be the output MOSFET (see chapter 2) then obviously the 
S/N ratio can be improved by increasing the input signal 
to the MOSFET. Thus if the node capacitance varies with 
bias level there will be an optimum bias point.
The output node capacitance is made from a number of 
capacitances, as described in chapter 3. One of these 
is the reset MOSFET bias-gate to source capacitance. 
Normally the bias-gate is held at a high level to reduce 
reset pulse breakthrough onto the output node and thus a 
capacitance is formed between the gate and source. 
However, if the reset pulse is applied to the bias-gate 
then at the moment of charge extraction the reset pulse is 
at a low level, and thus there is no gate-source 
capacitance. With a nominal node capacitance of O.lSpF 
this produces approximately a 10% reduction and thus a 
10% improvement in S/N ratio. Measurements on all 
three devices showed this effect occurred in practice.
A reduction in node capacitance should also result from an 
increase in the gain of the MOSFET output amplifier, as 
indicated by the standard equation for input capacitance 
in a source follower:-
C' = C X (1-G) Farads................   (4.2)
where C' is the input capacitance
C is the nominal input capacitance 
G is the source follower gain
The gain can be increased by using a constant 
current source in place of the source load resistor. 
This can theoretically increase the gain to unity, 
which will eliminate the gate-source capacitance. 
However, the output MOSFET has a low g^(0.4mA/V) and a low 
drain-source resistance (R^g=10K), which reduces the
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theoretical maximum gain to around 0.8. Practical 
measurements using a constant current source (Fig 4.18) 
produced a reduction of approximately 15% in node 
capacitance, agreeing with theory.
Measurements were taken at various drain-source voltages 
(hence various gains) for devices 1 & 2 and are plotted 
in Fig 4.19. Also shown are the expected capacitance 
values using a nominal node capacitance of O.lSpF (see 
chapter 3) and taking into account the variation in 
gain using equation 4.2 above. This predicts that the 
input capacitance is inversely proportional to gain. 
However, the results show that the capacitance is 
proportional to gain, with a reduction in gain producing a 
reduction in node capacitance.
Measurements at = 2mA for device 2 were taken to 
investigate this effect further (Fig 4.19) and they are 
seen to be close to those at = 1mA. Measurements 
were also taken on devices 2, 3 & 4 whilst varying Vgg, 
(Fig 4.20). These show that although the gain stays 
constant the capacitance reduces with Vgg.
4.3 DISCUSSION
The above results have shown that there is a 
significant variation of noise level with bias point. The 
optimum bias point lies between the pinch-off and 
saturated regions, ie. with V^ jg between 3V and 5V, with 
a drain-current between 1mA and 2mA. Outside this region 
the noise increases by approximately two times for 
devices 1 & 3 and 1.4 times for device 2.
Device 2 exhibits a noise level approximately twice that 
of devices 1 & 3 and also has a node capacitance
approximately 70% of devices l, 3 and 4. This may be due 
to device 2 having a different substrate type to the 
other devices. The two different substrate types 
available are bulk and epitaxial, the latter being
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available in 25 micron or 10 micron thicknesses (4.4). 
However, the origins of all the devices could not be 
traced so this theory cannot be proved.
The reduction in capacitance by reversal of the reset 
and bias gates and by increasing the gain with a 
constant current source has been shown to agree with 
theory. These two methods have brought about a 
reduction in capacitance of approx. 10% and 15% 
respectively. Varying the drain-source voltage has 
brought about a reduction of approx. 5% and variation with 
Vgg approx. 15%. The reduction in node capacitance with 
drain-source voltage was unexpected as an increase is 
indicated by equation 4.2, due to the reduction in gain.
A theory proposed to explain this effect is that as the 
drain-source voltage is reduced (keeping the drain 
voltage constant) then the source-substrate voltage must 
increase, increasing the associated depletion layer. 
This thicker layer will thus result in a smaller 
capacitance associated with the source-substrate voltage. 
This theory is supported by the results of capacitance 
variation with Vgg. As Vgg is reduced, reducing the 
source-substrate voltage, the capacitance reduces, as 
shown in Fig 4.20. A reduction in Vgg from 6V to 3V 
reduced the capacitance by approximately 5% for all three 
devices. The results thus support the theory.
4.4 CONCLUSIONS
It has been found that there is a significant variation 
in both noise and node capacitance with bias point, being 
different for different devices.
By choosing the correct bias point w.r.t noise and node 
capacitance an improvement of up to 80% is possible. 
However, this is not an improvement of 80% over the 
noise levels currently achieved by astronomers, as they 
generally use low drain currents (around 1mA), which sets
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the operating point of the output MOSFET near to optimum. 
For devices 2 & 3 this would be near optimum but for
device 1 a further 40% improvement could be made by 
reducing the drain current to around 400uA. Operation is 
also normally with the reset and bias gates 
reversed and sometimes with a constant current source. 
Other considerations such as producing good images and 
having a high saturation level may determine the setting 
of Vgg, which may not then be at its optimum for S/N 
ratio.
In practice the reduction possible over present noise 
levels is likely to be around 20% to 40% depending 
upon the device. However, to ensure the lowest 
possible noise level for a particular device, without 
undergoing extensive measurements as described in this 
chapter, the following recommendations are made:-
1. Operate with the reset and bias gates 'reversed.
2. Use a constant current source.
3. Set I^ = 750uA and V^ jg = 4V. This should produce a 
noise level within 20% of the optimum.
4. Vary from 400uA to 1.5mA and V^g from 3V to 5V to 
obtain the optimum operating point, if required.
5. Use a low Vgg, between 2V and 6V.
6. Use a low noise pre-amp ( < 2nV/Hz° " ^  ) inside the
cryostat, as close as possible to the CCD and use
adequate decoupling for all frequencies.
7. Use well regulated and low noise power supplies.
8. Ensure that the clock drivers do not introduce noise.
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Fig 4 9 Equivalent Incut Noise vs
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Fig4dQ Equivalent Input Noise vs
CCD: Device 2 Vjj(j:+22V Vgg: + 6V Temp: + 20lz
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Fig4*11 Equivalent Input Noise vs Vjo
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Fiq4:13 Equivalent Input Noise vs Vg^ 
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FiqV14 Equivalent Input Noise vs Vgc 
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Fig4 d 6 Equivalent Input Noise vs I ^
CCD: Device 2 V jj:  +22V Temp:+20°C
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Fiq4:T7 Equivalent Input Noise vs I ^
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Fiq 449 Node Capacitance vs Vrjg
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Fiq 4-2.0. Node Capacitance vs Vçç
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5.0 OFF-CHIP CHARGE AMPLIFIER
This noise reduction technique employs a low-noise 
off-chip charge amplifier in place of the on-chip 
MOSFET amplifier normally used. Using an off-chip 
amplifier enables the optimum low noise components of a 
FET to be used, whereas it is not necessarily possible to 
integrate this type of FET on the same chip as the CCD 
detector. A FET or MOSFET must be used because a very 
high input impedance is required to interface to the CCD. 
A typical low noise JFET (type NF5101) has a negligible 
1 /f noise contribution and a white noise component of 
2nV/Hz°*^.
Sampling this device with a dual-slope integrator will 
produce a sampled noise voltage of less than luV compared 
to greater than IluV for the on-chip amplifier (equation 
6.4). This will reduce the equivalent system noise 
level from 1 0  electrons to 1  electron, which is below 
the 3 electrons figure aimed for (see chapter 1).
5.1 IMPLEMENTATION
To implement this method the on-chip amplifier must be 
by-passed. The P8600 CCD has as input diode at the 
opposite end of the read-out register to the on-chip 
amplifier (chapter 3) . This is usually used to inject 
charge for test purposes but if the read-out register is 
clocked backwards then charge can be extracted at this 
point, enabling an off-chip amplifier to be used. The 
circuit shown in Fig 5.1 has been used as the charge 
amplifier and functions in the same way as the on-chip 
amplifier except a single gate reset MOSFET (3N153) has 
been used.
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Limitations
So far it has been assumed that the only noise is the 
white noise of the JFET and that stray capacitances 
are low enough to produce a high electron-to-volt
conversion ratio. However, there is a shot noise 
contribution from the DC gate current of the JFET 
(chapter 3).
The gate current noise ( ig^ ) is the shot noise of the DC 
gate current and is given by:-
ig2 = 2 X q X Ig a V h z ........................... (5.1)
where Ig = DC gate current 
q = 1.6x10*19 C
Typical gate currents are around lOpA for a NF5101, 
producing a shot noise of l.SfA/Hz^*^. However, gate 
currents of FET's may vary between O.lpA and 2 0 0pA 
depending upon the particular type (5.1). Different 
devices of the same type may also vary widely so it is 
important to select-on-test to find the lowest gate 
current. This noise current, which can be assumed to be 
white (5.2), will produce a noise voltage across the 
node capacitance, the magnitude of which depends on 
the node capacitance and the resistance of the reset FET. 
The source resistor will also contribute noise (5.2) but 
this can be neglected for practical purposes, as shown 
below.
When charge is extracted from the CCD the reset MOSFET is 
switched off, having a typical off resistance of 1 0 ^^ 
ohms, appearing in parallel with the node capacitance 
Cq. For a typical C^ of 0.15pF the reactance at 
IkHz is 1 q9  ohms. Thus the reset FET off resistance 
(Roff) and node capacitance, Cq, will determine the 
noise voltage produced by the gate current shot
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noise. The source register R, will only be a few 
kilohms and so will have a negligible effect. The noise 
spectrum produced by the gate current noise is shown in 
Fig 5.2 and is described by:-
Tq = 1/(2 X pi X C X Roff) Hz....................(5.2)
where f^ = cut-off (3dB) frequency 
C = input capacitance 
Roff = off resistance of reset FET 
pi = 3.142
Above the corner frequency (f^) the spectrum rolls off as 
1/f^ and for Cq = 0,15pF and Roff = 1 0 ohms, fg = IHz, 
so it can be considered to be a 1 /f^ spectrum for 
practical purposes.
For the above case of an NF5101 with the following 
parameters,
White noise - 2nV/Hz9*^ Gate current noise - l.SfA/Hz®*^
Node Capacitance - 0.15pF
the sampled noise can be calculated using equations 6 . 4  &
6 . 6  for a DSI;-
Ej^ 2 = T X Eq X (2+3d)/6   (5.3)
where Eq = 1/f^ noise power at 1 Hz (0.8x10“^ V^/Hz) 
T = integration time (5uS) 
d *= 0 . 1
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This gives = 1.2uV for the gate current noise (1/f^) 
contribution.
For the White noise component we have:-
= Wo/T  (5.4)
where Wq = white noise power (4x10*1® v^/Hz) 
T = integration time (5uS)
This gives E^ = 0.9uV.
Adding these two noise components we have a total noise of 
l.SuV, the l/f2 noise being dominant.
The electron-to-volt conversion ratio for a node 
capacitance of O.lSpF is luV/electron, giving a total 
sampled noise of 1.5 electrons, which is well below the 
figure aimed for. However, the input capacitance of a 
typical JFET (NF5101) is around IpF and stray capacitances 
may easily add up to 5pF, which will significantly 
reduce the signal-to-noise ratio. Although increasing the 
node capacitance will reduce the 1 /f^ contribution from 
the gate current noise, being proportional to Cq, it will 
also reduce the electron-to-volt conversion ratio.
e.g. for a node capacitance of SpF the conversion factor 
is 0.032uV/electron, giving a noise level of 47 electrons 
for the above example. Thus, some method must be employed 
to reduce the node capacitance.
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5,2 NEGATIVE CAPACITANCE AMPLIFIERS
The input capacitance can be reduced by using a 
negative capacitance amplifier, where positive feedback is 
used to neutralise the input capacitance. These have 
been used extensively for the measurement of bioelectric 
potentials (5.3-5.7) but have not been applied to CCD's
before, 
where:-
A simplified circuit is shown in Fig 5.3,
Cf -
A = 
R =
= input and stray capacitances 
feedback capacitance 
amplifier (non-inverting) of gain A 
input resistor
Positive feedback is applied by C^ and if the
amplifier has infinite bandwidth then the input
capacitance can be neutralised according to:- (5.3 - 5,7)
'in = Cf + ((1-A) X Cf) Farads (5.5)
where 'in neutralised input capacitance 
un-neutralised input capacitance 
amplifier gain 
feedback capacitance
Thus, if the amplifier gain and feedback
capacitance are correctly chosen the input
capacitance may be completely neutralised, or even 
made negative. In practice this cannot be achieved due 
to bandwidth limitations (5.8). Up to 100 times 
reduction in input capacitance has been achieved in 
practice (5.6) but at the expense of noise 
(5.3),(5.8),(5.9),(5.10) . This increased noise level 
is due partly to the increased contribution from the 
input resistor R as the bandwidth is increased and 
partly due to an increase in noise with positive 
feedback.
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When used as a charge detection amplifier connected to a 
CCD the input resistor R is not present, so any 
increase in noise is brought about solely by positive 
feedback. Some work has been done on this increase in 
noise (5.8 - 5.10) but no theoretical calculations have 
been performed showing the relationship between noise 
and neutralisation. A negative capacitance amplifier was 
therefore designed and built to measure values of noise 
and capacitance when connected to a CCD. The circuit 
diagram is shown in Fig 5.4. An LM5534 op-amp was used 
because of its low noise level <5nV/Hz®*^.
5.3 RESULTS
Before being connected to the CCD the circuit was measured 
for noise and input capacitance, using the methods 
described in chapter 3. The capacitance measurements were 
checked for accuracy by connecting a known capacitor 
across the input and measuring its capacitance. The 
results were within the tolerance of the capacitors.
The short circuit equivalent input noise was measured as 
4 nV/Hz 9 "5 p being white over the measured frequency range, 
indicating that the LM5534 noise was dominant, with a 
negligible contribution from the JFET.
The un-neutralised capacitance was measured as 6 pF and 
the neutralised value at critical damping was 2pF, a 
reduction of 6 6 %. Taking the amplifier beyond critical 
damping did not reduce the input capacitance any further 
and eventually it became unstable and broke into 
oscillation, as expected. There was also an increase in
noise with increased feedback, partly due to the increased j
thermal noise contribution from the input resistor as |
the bandwidth is increased and partly due to the amplifier I
noise increasing as more feedback is applied. !
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The amplifier was now connected to the CCD input diode and 
a reset MOSFET, as shown in Fig 5.5. The input 
capacitance at critical damping was now measured as 0.8pF, 
a reduction of more than 6  times. This is significantly 
lower than the neutralised input capacitance when not 
connected to the CCD, due to a reduction in stray 
capacitances and there being no contribution from the 
input resistor.
Gate current noise
Noise measurements were carried out with the input open 
and short circuit, as described in chapter 3. The 
resultant noise spectrums are shown in Fig 5.6.
The short circuit input noise was measured as 4nV/Hz®’^, 
being white over the measured frequency range. This 
indicates that the reset MOSFET does not contribute a 
significant amount of noise. The open circuit curve 
closely follows the expected inverse-square law (1 /f^) at 
low frequencies, falling to the white noise (short 
circuit) value at high frequencies.
With the input open circuit, no feedback and a feedback 
capacitance of 12pF, (effectively giving an input 
capacitance of 12pF) the gate current noise at IkHz has 
been calculated from Fig 5.6 to be 2.5fA/Hz®*^, equivalent 
to a DC gate current of 20pA. This is within the 
manufacturers specified range for a NF5101. Using 
equations 6.4 & 6 . 6  as before the white noise is dominant, 
producing a sampled noise (theoretical) of 135 electrons. 
However, if the node capacitance is reduced to 0.8pF, as 
above, without any increase in noise then this figure can 
be reduced to approximately 5 electrons. In this case the 
white and 1/f^ noise are approximately equal. As these 
values of low capacitance are required to produce a high 
electron-to-volt ratio, increasing the gate current noise 
contribution and the FET is likely to be at a low 
temperature (due to its proximity to the cooled CCD) the 
effects of temperature on gate current were investigated.
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This produced some unexpected results, which are plotted 
in Fig 5.7. Between 40 OK and 30 OK the gate current 
reduced as expected but below 30OK it started to 
increase rapidly, down to the lowest temperature achieved 
(lOOK). A number of different devices were tested, all 
producing the same effect. The noise conductance was 
also measured at IkHz for one device and is plotted in Fig 
5.8. Again this shows the increase below a critical 
temperature. These two curves do not follow exactly the 
same line as the noise conductance may vary slightly with 
frequency. After some further investigation it was 
found that this effect had been observed by other 
workers (5.11),(5.12) who suggest a number of causes of 
this increase in noise, e.g. mobility saturation, 
increased free-carrier temperature, free-carrier trapping 
and multiplication effects in the pinched-off region. As 
this effect seems to be common to all devices the gate 
current noise will thus be a limiting factor with a JFET 
input stage.
A MOSFET was also tested as a charge detection amplifier, 
as they have negligible gate current, typically O.lpA, 
(3N153) , although the noise is much higher than a JFET. 
The '1/f noise is typically lOOnV/Hz®'^ @ lOOHz and the 
white noise 15nV/Hz®*^. The results are shown in Fig 5.9. 
The '1/f' noise dominates up to quite high frequencies 
(>100kHz) and approximately follows the law:-
Ei/f = 972(l/f)0'35 nV/Hz°'^. . .   (5.6)
where f = frequency
Using equations 6.4 & 6.5 for a DSI, with an integration 
time of 5uS gives a noise level of 33 electrons, for a 
node capacitance of 0.8pF, the white noise being dominant. 
Although the gate current noise is much smaller than a 
JFET, the total noise level is approximately ten times
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greater, due to the larger '1/f' noise.
The effect of capacitance neutralisation (at critical
damping) on the noise spectra are shown in Figs 5.9 &
5.10 for a 3N153 MOSFET and NF5101 JFET respectively. As 
can be seen the effect of neutralisation increases the
noise, producing a 'whiter' spectrum. The increase is 
greater for the JFET, possibly indicating that the
increased noise is due to the gate current shot noise. The 
input capacitances in these cases were 0.8pF for the
NF5101 JFET and IpF for the 3N153 MOSFET. Using a DSI with
an integration time of 5uS gave a sampled noise of 
approximately 25 electrons for the JFET. As this figure is 
too high the circuit was cooled to see the effects on 
noise and capacitance.
With the circuit cooled to liquid nitrogen
temperatures (around -196C), there was no noticeable
change in capacitance, although at lower temperatures 
the circuit tended to oscillate. This oscillation was 
overcome by slightly reducing the feedback. The noise and 
capacitance were found not to vary significantly with 
temperature.
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5,4 CONCLUSIONS
A alternative method of charge extraction from a CCD 
has been tested and found to be successful, utilising 
a negative capacitance amplifier and low noise JFET to 
produce a low noise, low capacitance charge detection 
amplifier. Noise levels and capacitances achieved 
are of the order of 25 electrons and 0.8pF 
respectively. Although the noise is somewhat higher than 
the 3 electron figure aimed for the performance of the 
negative capacitance amplifier may be improved by further 
investigating the following limiting factors;-
1. The increase in noise with neutralisation, where a 
reduction in node capacitance brings about a large 
increase in noise level, outweighing the reduction in 
capacitance.
2. The JFET gate current noise, which did not reduce 
with temperature as expected, but was found to increase 
when cooled below a certain temperature, around 30OK. This 
effect substantiates results found by other workers 
(5.11),(5.12).
The effect of noise increasing with neutralisation can be 
reduced by reducing the amount of neutralisation 
required. This could be done using a FET with a very 
low input capacitance and noise level and by 
reducing stray capacitances to a minimum. Stray
capacitances can be reduced by placing the JFET as close 
as possible to the input diode connection of the CCD. 
However, as the CCD must be cooled to around 10OK, thus 
cooling the JFET, the gate current noise will not be 
optimum.
The gate current noise could be overcome if a very low 
noise MOSFET can be found, as the gate current is 
negligible, although such a device does not seem to be 
manufactured at the present time. There is thus a conflict 
between a low gate current and low stray capacitance.
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which could possibly be overcome by locally heating the 
JFET to obtain the lowest gate current.
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6,0 SAMPLING TECHNIQUES
As any image taken by the CCD must be digitised for 
storage on disk or tape some form of A-to-D conversion 
must be employed. The simplest method would be to use a 
standard sample-and-hold followed by an A-to-D converter. 
However, more effective techniques are available that 
will improve the signal-to-noise ratio, specifically 
in the presence of '1/f' noise. One commonly used 
technique is correlated double sampling (CDS). This 
eliminates the CCD reset noise and attenuates '1/f' 
noise to enable very low noise levels to be realised. 
Theoretical aspects of correlated double sampling have 
been extensively dealt with elsewhere (6.1),(6.2),(6.3), 
so this chapter will deal with the practical limitations 
when used with CCD's.
6.1 CORRELATED DOUBLE SAMPLING
A correlated double sampler takes two samples at 
different points in time and compares the two values. The 
output signal is then the difference between the samples. 
In the case of a CCD the first is taken at the reset level 
and the second at the signal level (Fig 6.1). The output 
signal is then the difference between these two levels. 
This has the advantage of eliminating reset noise (see 
below) which would otherwise be the major noise source 
(118 electrons, see chapter 2 ) and also of reducing '1/f' 
noise due to the amplitude transfer function, shown in Fig 
6.2. This technique may be implemented in a number of 
different ways:-
(1 ) separate sample and hold functions may be employed 
with a subtraction before A-D conversion.
(2) two sample and hold stages and two ADC's may be 
used with digital subtraction.
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(3 ) a clamp and sample may be employed with the clamp 
taking place during the reset period.
(4) more than two samples may be taken (e.g. a quad- 
correlated sampler takes four samples) with a reduction 
in white noise level of 2 ®“^ for each two extra
samples.
(5) a dual-integration (dual slope integrator) may be 
used with a positive integration during the reset period 
and a negative integration during the signal period.
Methods (3) and (5) above are the two most commonly used, 
being generally referred to as a correlated double 
sampler (CDS) and dual slope integrator (DSI) 
respectively.
Correlated Double Sampler
This scheme is shown in Fig 6.3. Two capacitors are used 
to store the signal in charge form. The first capacitor 
Cç. is charged during the reset period, by closing the 
clamp switch (S^ ,) . This switch is released before the end 
of the reset period, clamping the input signal to a ground 
reference, as shown. The sample switch (Sg) is normally 
switched on at the same time as the clamp switch, but 
this need not be so. The voltage on the second capacitor 
Cg then follows that at node C. The sample switch is 
turned off soon after the signal level is established, 
thus sampling the voltage on Cg. This signal is then held 
until the next reset period so that the A-to-D conversion 
can take place. The output signal is inverted to 
provide a positive going signal.
The two unity gain amplifiers are buffers and the low-pass 
filter is required to reduce white noise aliasing (6.4). 
Reset noise is eliminated as the signal is clamped 
during the reset period, thus providing a reset reference 
level (6.5).
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The noise response has been calculated by Lumb & 
Hopkinson (6.1) as ;-
P„ = Wc X Wq/2 v 2 ...............................(6.1)
Wq X dT > 3
Pl/f = Fo(C + ln(Wg X dT))/pi v 2 ...............(6.2)
Wq X dT > 3
= dT X Eq(1”1/B)/2    (6.3)
where w^ = low-pass filter cut-off freq. (rads/sec)
T = period between samples (output period)
dT = period between two samples'(or integrations)
d = dT/T
Wq = White noise power 
Fq = 1/f noise power at IHz 
Eq = l/f2 noise power at IHz 
C = Euler's Constant (0.577) 
pi = 3.142
Dual Slope Integrator
The dual-slope integrator is shown in Fig 6.4. It is 
basically an integrator whose input (in this case the CCD 
output signal) is either fed directly or inverted. 
During the reset period the integrator is reset, by 
shorting the capacitor C. A positive integration then 
takes place, followed by a hold period. After the 
transition from reset to charge output a negative
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integration takes place, being equal in period to the 
positive integration. The integrator output is then held 
for the A-D conversion. This method eliminates reset noise 
as the output signal is referenced to the reset level. 
White noise aliasing is attenuated as the integrator 
provides the low-pass filter function.
The noise response has been given as (6.1):-
^w = ^o/T V2...................................... .(6.4)
Pl/f = Fo(A-B)/pi V 2 ............................ (6.5)
where A = (0.5d^ x ln(d)) + (0.5 x (2+d)^ x ln(2+d))
B = ((l+d)2 X ln(l+d))
Pl/f^ = T X  E o  X  (2+3d)/6  (6 .6 )
where d = dT/T
Wq = White noise power 
Fq = 1 /f noise power 
Eq = l/f2  noise power
pi = 3.142
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6,2 REQUIREMENTS OF ^ SAMPLING SCHEME
Due to the nature of astronomy, stringent requirements are 
imposed on imaging systems, far exceeding those required 
for a TV system. The most important of these are:-
1. The dynamic range will depend on the image device being 
used and with a CCD it must be around 90dB. This 
requires that a 16 bit A-to-D converter is used.
2. The linearity must be better than 1%, although if the 
system can be accurately calibrated lower values may be 
acceptable.
3. The noise performance will depend partly on the use as 
many images will be 'sky noise limited'. However, a 
figure of 3 electrons has been set as a target 
since astronomers have suggested that levels below 
this will not produce any significant advantage.
4. The read-out speed will depend upon the application, 
e.g. if a 10 minute exposure time is used then there
is little point in trying to reduce the read-out time 
from 10 secs (typically) to 2 secs. However, if it is
required to take many exposures a minute (e.g. to
photograph a pulsar) then this may be important.
5. The stability and repeatability of the system must be 
good. Generally a system will be calibrated each time 
an exposure is taken, which may take up many 
minutes of valuable telescope time, so it would 
be advantageous if there was little or no drift 
over a long period of time. There must also be no
significant drift over a read-out period although if it 
is always the same it may be removed by image 
processing at a later stage.
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From these requirements it can be seen that a sampler must 
have a large dynamic range, good linearity, low drift 
(with temperature and time), attenuate '1/f' noise and be 
able to operate at high read-out speeds.
The requirements of low noise and high speed are
unfortunately contradictory as the higher the read-out 
speed (ie. the shorter the sample period) then the
higher the sampled noise level (6.1),(6.2),(6.3). Read­
out speeds down to lOkHz may be usefully employed but 
below this the improvement is very small.
With the high quality op-amps now available, drift should 
not be a problem in a well designed sampler.
Good linearity should be achievable, although image 
processing can correct for this providing the function is 
known. The dynamic range will depend upon the read-out 
speed as at high speeds (>100kHz), slew rate limiting
may be a problem. This will affect the correlated double
sampler more than the dual slope integrator as the two 
samples must be as close together as possible for maximum 
1/f noise attenuation (6.1),(6.2),(6.3).
White noise aliasing is a problem with the correlated 
double sampler if the input signal is not low-pass 
filtered (6.1). The sampled noise will increase and if a 
filter is used the read-out time will have to be 
increased to compensate for the narrower bandwidth.
6.3 RESULTS
A quad-correlated sampler and a dual-slope integrator 
were built to carry out practical measurements. The quad 
correlated sampler was designed as two correlated 
double samplers with a final addition so that a further 
comparison could be made by using one half of the quad 
correlated sampler. Timing pulses were produced by 
monostables so that they could be easily changed.
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Correlated Double sampler
Initially one half of the quad correlated sampler was 
used, which gave noise levels around 15 electrons, 
depending on the particular CCD used.
The first problem encountered was charge injection from 
the analogue switches. The amount of charge was 
reasonably constant although it varied slightly with 
signal level so that it was difficult to measure any 
increase in noise. It did however introduce a DC offset 
into the signal, which was greatly reduced by modifying 
the sampler to have an inversion stage between the clamp 
and sample. This ensured that the charge injected by 
the clamp switch was cancelled by that injected by the 
sample switch, as they were effectively of opposite 
sense. No improvement in noise level was measured but 
the offset was reduced to a negligible level.
The quad correlated sampler was found to produce the 
expected reduction in white noise but when connected to 
the CCD there was no significant improvement, due to the 
dominant '1/f' noise of the output MOSFET. An anti­
aliasing (low-pass) filter prior to sampling reduced the 
noise level, as expected, although the read-out speed had 
to be reduced to compensate for the reduced bandwidth.
Dual Slope Integrator
The original dual slope integrator design was found to 
have a noise level of greater than 100 electrons. This 
was due to differences in the integration times, caused 
by jitter in the timing of the mono-stables. Due to the 
large voltage swings involved with the CCD a small change 
in integration time causes a large change in output 
level (see appendix 1). Typical measured values of jitter 
on mono-stables were 7nS, which is too great for this
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application. The circuit was thus modified to be 
driven from the EPROM waveform generator, instead of 
mono-stables, where typical jitters are approximately one 
tenth of the propagation delay, giving a jitter of around
0.25ns. Measurements showed that this was still too high, 
so a way of reducing the effect was investigated.
As shown in appendix 1 the timing jitter noise can be 
greatly reduced by using a DC clamp before integrating. 
This was confirmed by applying a DC voltage to the input 
and measuring the output noise as the DC input voltage was 
reduced to zero. The noise reduced to an insignificant 
level, as expected. A DC clamp before the positive 
integration was tried and found to be successful, reducing 
the effect of timing jitter to be a percentage of the 
signal level. Thus a jitter of 1% will produce a 1% 
change in the actual signal level, which is insignificant 
(see appendix 1). As with the correlated double sampler 
this DC clamp aliases white noise so a low pass filter 
is required. In this case the dual slope integrator 
provides the necessary low pass filtering.
The dual slope integrator now produced comparable results 
to the correlated double sampler. Charge injection was 
dealt with in a similar way to the correlated double 
sampler, by ensuring that the charge injected by the 
two analogue switches was in opposite directions in two 
parts of the circuit. It is also an advantage to 
introduce a short hold period between the positive and 
negative integrations whilst the charge is being read out 
of the CCD, to ensure that the change-over takes place 
at the same point every time.
General Problems
Noise glitches were found to appear at various places 
in the samplers so it was found desirable to perform the 
sampling with all other clocks switched off. It was 
also found necessary to physically separate some clock
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lines and use careful earthing and screening to reduce 
crosstalk. To enable the sampling and integration 
capacitors to be driven at high speeds, op-amps with high 
slew rates and high current drive capability are required 
for maximum dynamic range and fast read-out.
6.4 SUMMARY
The two most commonly used samplers have been built and 
tested and improvements on the basic designs have been 
tried and found to improve the overall performance. Both 
samplers give similar performance, with reduced noise 
levels for long integration times, but for short 
integration times the dual slope integrator is better as 
no low pass filter is required and thus there are no rise 
time problems.
It has been shown that a quad correlated sampler will 
reduce white noise by a factor of 2®*^ (over a correlated 
double sampler) but there is no improvement when 
connected to a CCD, due to the dominant '1/f' noise 
component. It has also been shown that unless 
extremely stable timing sources are available for a 
dual slope integrator (better than O.lnS) then an 
initial DC clamp is required to reduce timing jitter. 
Charge injection in both samplers can be significantly 
reduced by ensuring that charges of opposite sense are 
injected by each analogue switch.
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Fig 6:4 Dual Slope Integrator Scheme
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7.0 CONCLUSIONS
This chapter summarises the work described in this thesis 
to show the limitations of the present state-of-the-art in 
CCD's used for astronomy. Ideas are also presented 
concerning future work and development to further 
enhance this important and expanding field.
7.1 SUMMARY
Three methods of reducing noise in the output of CCD's 
have been implemented.
Firstly, the two most common sampling techniques, ie. 
correlated double sampling and the dual slope integrator 
were investigated. Whilst extensive theoretical 
treatments have been carried out elsewhere
(7.1),(7.2),(7.3) and certain samplers have been 
utilised by astronomers there appears to have been no 
practical evaluation to establish why some samplers 
perform better than others. In this work it has been shown 
that the dual slope integrator is the most effective, 
providing that a DC clamp is performed before the 
integration.
The second method studied was the optimisation of the
output MOSFET of the on-chip amplifier. Extensive
measurements were performed on three devices at bias 
points throughout their operational range. These
showed the well known buried channel operation effect, 
where the noise reduces by as much as 50%, as well as the 
reduction with reversal of reset and bias gates. Further 
reductions were brought about by reducing the drain- 
source voltage (V^g) and by reducing the substrate voltage 
(Vgg). The former was unexpected as the gain is reduced 
with a lower which should theoretically increase the
capacitance, as shown in chapter 4. All three devices 
exhibited similar behaviour, with transitions occurring at
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the same points in the characteristics, although not 
necessarily at the same actual bias points, 
as the characteristics of the devices were not
identical.
Finally, the use of a negative capacitance 
amplifier as an external charge amplifier was
investigated, a method not previously used with CCD's. 
Encouraging results using a JFET input stage have been 
produced, with system noise levels around 25 electrons. 
One disadvantage with this method is that as the 
capacitance is reduced, with increasing feedback, 
then the noise level increases. This effect may be 
minimised by reducing stray capacitances and using a very 
low capacitance JFET, so that less neutralisation is 
required to produce a given capacitance. Gate current 
noise is also a problem as it only reduces with 
temperature to a certain point and then increases 
again. The noise voltage thus produced across the node 
capacitance is also inversely proportional to the node 
capacitance, thus off-setting any capacitance reduction.
Using this method a noise level of 3 electrons could be 
achieved with a JFET of white noise component InV/Hz®*^, 
gate current lOpA and node capacitance of IpF, being 
sampled by a DSI with an integration time of 5uS. Various 
devices are available with very low gate currents but 
there is no device that meets all the requirements, e.g. a 
U310 (VHF amplifier JFET), has a gate current of 0.15pA, 
but an input capacitance of 5pF.
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7,2 FURTHER WORK
The results presented in this thesis show that there is 
scope for further work in this field. Further 
developments in sampling techniques are probably not 
worth the effort involved as the dual slope integrator is 
theoretically within 36% of a matched filter for 1/f 
noise (7.3). Consequently, even if a matched filter could 
be employed the improvement would not be great.
The best improvements are most likely to be made in 
optimising the on-chip output MOSFET for noise and 
optimising the external charge amplifier. The following 
suggestions are therefore made.
With regard to the on-chip MOSFET, the bias point of 
lowest noise has been found, so that improvements must 
come in the fabrication of this device. Discrete MOSFETS 
exhibit significantly lower noise than the CCD's on- 
chip MOSFET, e.g. a 3N153 has '1/f' noise of 100nV/Hz°*^ 
at lOOHz compared to 2uV/Hz®’^ for the CCD MOSFET. If a 
similar device could be fabricated onto the CCD chip 
then the 3 electrons level could be achieved. However, 
this may not be possible within the constraints of the 
CCD fabrication process and there would probably be a 
trade off between noise and node capacitance, as larger 
area devices tend to be lower noise but have a larger 
capacitance, due to the increased area (7.4).
The use of an external charge amplifier has not been 
fully investigated and some improvements could be made.
The main problem is that whilst very low noise devices can 
be used, the node capacitance is too high and a 
reduction in capacitance, by using capacitance 
neutralisation techniques, increases the noise. Due to 
the amplifier being 'off-chip', stray capacitances are ! 
quite high (a few pF) and there is a limit to their 
minimum value. Placing the FET as close to the CCD as 
possible has been done but there will always be a 
capacitance associated with the CCD 'leg' and being so
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close to the CCD the FET will be at a low temperature (< - 
50C) and thus will have a high gate current.
If a hybrid arrangement could be used, with the 
external amplifier connected directly to the CCD input 
diode (or even the output diode, as the on-chip 
amplifier would not be required) it may be possible to 
reduce the node capacitance to a value low enough to 
achieve the 3 electrons figure.
7.3 FINAL CONCLUSIONS
Using the present state-of-the-art in CCD's and 
astronomical imaging systems it is not possible to meet 
the required specifications w.r.t. noise, ie. a noise 
level of 3 electrons at read-out speeds around lOOkHz, 
although values as low as this have been claimed when
using lower read-out speeds (7.5).
At the present time the lowest noise CCD available, 
the GEC P8600, (as used in this thesis) is not 
manufactured specifically for astronomy, but for TV 
applications. Consequently there has been no pressure
to improve the performance of this device in this 
respect. This is true of other devices used for
astronomy, e.g. the RCA SID53601, which has an inferior 
noise performance of around 70 electrons (7.6). However, 
this device produces a better quality image, so if the 
off-chip amplifier technique can be employed a
significantly lower noise level could be obtained, around 
25 electrons.
The best way forward would thus seem to be to produce a 
lower noise device, possibly by using the hybrid 
technique described above. Another improvement may be 
made by tightening the quality control of CCD's with 
respect to impurities entering the device during 
manufacture, as this is a possible cause of excess '1/f' 
noise. At the moment GEC do not have a production line
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set aside for the sole production of CCD's, which is 
obviously not the ideal situation.
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APPENDIX 1 
Derivation of 'Variance vs. Mean'
Consider a signal of e(i) electrons at pixel i.
Let the system gain = G ADU's/electron and the sampled 
signal (in ADU's) be E.
Then for e(i) electrons the output signal will be:- 
E(i) = G X  e(i) ADU's
If there are P pixels then the variance(E) will be:- 
variance(E) = sum ( E^(i)/P - )
where E = mean signal
but E(i) = G X  e(i) and Ë = G x ë 
therefore:-
variance(E) = sum ((G^ x e^(i)/P) - (G^ x ë ^))
=  G^ X  (sum(e^(i)/P - ë^)
but variance(e) = sum ( e^(i)/P - )
therefore:-
variance(E) = G^ x variance(e)
129
and from photon statistics (1) variance(e) = ê
therefore;-
variance(E) = x ë 
but e(i) = E(i)/G 
therefore:“
variance(E) = G x Ë
now introduce a noise of n(i) electrons 
then the noise in ADU's is:- 
N(i) = G X n(i) 
and using the same arguments as above we have:-
variance(N) = G^ x variance(n)
= G^ X (by the definition of N)
The resultant signal is given by the addition of signal 
and noise:-
S(i) =E(i) + G X n(i) and 
§ = Ë (since the average of noise=0)
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Provided that the signal and noise are not coherent the 
variances add:-
V(S) = + GË
Thus the equation for the 'variance vs mean' graph is:-
V(S) = + G§
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Effect of timing i itter on the DSI
Consider an integrator with a time constant of T, then the 
output will be:-
Vq = V±(t/T) 
where t = integration time
For a DSI let the positive integration time be t"*" and the 
negative t".
Then for the reset period (+ve integration) we have:-
Vq = Vr(t+/T)
and for the signal period (-ve integration) we have 
Vo = Vg(t“/T)
where V^ . = reset level relative to ground.
Vg = signal level relative to ground.
If we set t*** = t” then the final output will be;
Vq = t(Vr - Vg)/T
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If we now introduce a timing error of dt into the -ve 
integration we now have;-
Vg = [Vj.t - Vg(t+dt)]/T
from which the error signal is:-
Vg(dt/T)
the percentage error will then be:-
%error = Vgdt/(Vj^-Vg) t (no DC clamp)
For very small signals Vg approaches V^ and for no signal 
they are equal, thus the %error will approach infinity.
However, if a DC clamp is introduced for the reset level, 
ie. clamp Vj_ to ground, then the %error now becomes;-
terror = dt/t (with DC clamp)
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The error is now no longer dependent upon the reset or 
signal levels but is directly proportional to the timing 
error.
e.g. typically = lOV, CR time constant T = 5uS and
integration time t=5uS (giving unity gain). Timing 
jitter=lnS. If we take a signal close to the resolution of 
the ADC (3 05uV/bit), say ImV then Vg=9.999V.
then for no DC clamp the error is 200% giving dV=2mV and a 
S/N ratio of -6dB.
and for a DC clamp the error is 0.02% giving dV=0.2uV and 
a S/N ratio of 74dB.
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Basic Noise Theory
A universal noise model for a two-port network is shown in 
Fig 1. The amplifier has a voltage gain of A^ and input 
impedance of and is considered to be noiseless. The 
amplifier is represented completely by a zero impedance 
voltage generator in series with the input port, an 
infinite impedance current generator in parallel with 
the input and a complex correlation coefficient C (not 
shown). Each of these terms may be frequency dependent and 
correlated. The signal source is shown as Vg with 
impedance Rg and thermal noise generator E^. The thermal 
noise of Rg is given by (2);-
E^2 = 4KTRg V^/Hz
The equivalent input noise, including the correlation 
coefficient C, is then:-
The two terms E^ and may be measured by measuring the 
short circuit and open circuit noise. If Rg is made equal 
to zero then all terms that include Rg become zero. The 
expression for equivalent short circuit noise is then:-
Eni^ = E„2 v 2/H z
The short circuit noise will thus give the noise voltage 
generator E^.
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If the source resistance Rg is made very large then the 
Ij^ Rg component will dominate. All other terms that include 
Rg are proportional to Rg whereas the I^Rg term is 
proportional to the square of Rg. The expression for 
equivalent open circuit noise is then:-
Eni^ = v 2/Hz
When measuring these values the output noise measured must 
be divided by the circuit gain to obtain the equivalent 
input noise. The values of and I^ will vary with
frequency, operating point and device type.
Optimum Source resistance
The optimum source resistance is the source resistance 
that will give the minimum amplifier noise. A high source 
resistance will give a high I^ contribution whereas a low 
source resistance will give a high E^ contribution. The 
optimum source resistance thus occurs when the E^ and Ij^  
contributions are equal. The optimum source resistance Rq 
is then:-
Ro = ohms
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APPENDIX 2. - REVIEW OF THE SUBJECT SINCE 1984
This chapter presents a review of work carried out since 
the completion of the work described in this thesis.
1/f Noise
There is still no fundamental understanding of the causes 
of 1/f noise although the carrier number fluctuation model 
has been shown to best fit empirical data (1) , (2).
Measurements on the spectral dependence of 1/f noise with 
gate bias show some agreement with the results given in 
this thesis in that the noise power has been found to 
decrease with decreasing gate bias ie. as gate the voltage 
is made more negative (3).
CCD Svstems
A recent evaluation of the RCA 640x1024 CCD gives a system 
noise level of 50 electrons (4), whilst astronomers at the 
Lick Observatory (5) have measured noise levels as low as
6 electrons, although they do not say for which device or 
at what read-out speeds. Janesick et al (6) have recently 
reviewed eight CCD devices made by Texas, Reticon, 
Tektronix, GEC and RCA, with lowest system noise levels of
7 electrons for the GEC PS600 device and 4 electrons for 
the Texas 3PCCD. The latter noise level was obtained using 
a correlated double sampler with a clamp to sample time of 
>80uS. At a lOuS clamp to sample time the noise was 
measured as 10 electrons and at higher speeds it increased 
rapidly.
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Janesick et al (6) have also reported on an experimental 
buried channel MOSFET output amplifier. This has a node 
capacitance of 0.27pF and measured noise levels were 
around 3 electrons, using a CDS with a clamp to sample 
time of 40uS. This device has virtually no 1/f noise, 
having a 1/f noise corner of a few kHz, compared to around 
IMHz for other devices. If this device can be successfully 
fabricated onto a CCD structure then this could produce 
the system noise levels that astronomers are aiming for.
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